




FIG. 1 PRIOR ART



F I G. 2





F I G. 4




FIG. 5





FIG.6

OBLON, SPIVAK, ET AL DOCKET #: 239415US2S INV: Takanori TAMAI SHEET 7_OF_13_



F I G. 7





FIG.8



OBLON, SPIVAK, ET AL DOCKET #: 239415US2S INV: Takanori TAMAI SHEET 10 OF 13

```
</
  'clk clock
  'delay 2
  flipflop
                                     WriteEnable
                          reset
  <reg [31:0]> rA <= 32'h0000_0000: WriteA
  <reg [15:0]> rB <= 16'h0000
  endflipflop<name=FF00>
                                     WriteEnable2
  flipflop
                          reset
  <reg [31:0]> rC <= 32'h0000 0000: WriteC
  endflipflop<name=FF01>
              * * *
                 Preprocessor (Program A)
                                                 ← enable gated-clock
         23
wire wlatched00;
wire gated_clock00;
wire wlatched01;
wire gated_clock01;
GC LATCH gc_latch(wlatched00, clock, WriteEnable);
GC_GATE gc_gate(gated_clock00, clock, wlatched00);
reg[31:0] > rA;
reg [15:0]> rB;
always @ (posedge gated_clock00)
   if (reset) begin
      rA<=#2
                 32'h0000_0000;
      rB<=#2
                 16'h0000:
   end
   else begin
      rA<=#2
                 Write Agc;
      rA<=#2
                 Write Bgc;
   end
GC LATCH gc_latch(wlatched01, clock, WriteEnable2);
GC_GATE gc_gate(gated_clock001, clock, wlatched01);
reg[31:0] rA;
reg[15:0] rB;
always @ (posedge gated_clock01)
   if (reset) begin
                 32'h0000_0000;
      rC<=#2
   end
   else begin
      rC<=#2
                 WriteCgc;
   end
```




FIG. 11

```
</
 'clk clock
 'delay 2
 flipflop
                                    WriteEnable

    reset

 <reg [31:0]> rA <= 32'h0000_0000: WriteA
 <reg [15:0]> rB <= 16'h0000
                                   : WriteB
 endflipflop<name=FF00>
                                    WriteEnable2
 flipflop
                         reset
 <reg [31:0]> rC <= 32'h0000 0000: WriteC
 endflipflop<name=FF01>
             * * *
                                            enable gated-clock
            Preprocessor (Program A)
                                             ← grouping (FF00, FF01)
wire [31:0] WriteAgc;
wire [15:0] WriteBgc;
wire [31:0] WriteCgc;
wire gc enable00;
wire wlatched00:
wire gated_clock00;
assign WriteAgc = WriteEnable ? WriteA; rA;
assign WriteBgc = WriteEnable ? WriteB; rB;
assign WriteCgc = WriteEnable2 ? WriteC; rC;
assign gc_enable00 = WriteEnable | WriteEnable2;
GC_LATCH gc_latch(wlatched00, clock, gc_enble00);
GC GATE gc gate (gated clock00, clock, wlatched00);
reg [31:0] rA;
reg [15:0] rB;
always @ (posedge gated_clock00).
   if (reset) begin
      rA <= #2
                  32'h0000_0000;
      rB <= #2
                  16'h0000;
      rC <= #2
                  32'h0000 0000;
   else if (WriteEnable) begin
       rA <= #2 WriteAgc;
       rB <= #2 WriteBgc;
       rC <= #2 WriteCgc;
   end
```




FIG. 13